Design and implementation of a content aware image processing module on FPGA