Technology Mapping, Design For Testability, And Circuit Optimizations For Null Convention Logic Based Architectures