A Study On Performance Binning In Error Resilient Circuits